



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/724,763	12/02/2003	Shin Kikuchi	03500.017750	1799
5514	7590	01/28/2008	EXAMINER	
FITZPATRICK CELLA HARPER & SCINTO 30 ROCKEFELLER PLAZA NEW YORK, NY 10112			HSU, AMY R	
		ART UNIT	PAPER NUMBER	
		2622		
		MAIL DATE	DELIVERY MODE	
		01/28/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No.	Applicant(s)	
	10/724,763	KIKUCHI, SHIN	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 19 October 2007.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-26 is/are pending in the application.
 4a) Of the above claim(s) 14-26 is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1-13 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s)/Mail Date. _____
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	5) <input type="checkbox"/> Notice of Informal Patent Application
3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date <u>5/23/2007</u> .	6) <input type="checkbox"/> Other: _____

DETAILED ACTION

Election/Restrictions

1. Newly submitted claims 14-26 directed to an invention that is independent or distinct from the invention originally claimed for the following reasons: The original invention claims a photoelectric conversion region with a first semiconductor region and amplifying FETs with a nick region in the potential barrier region that surrounds the photoelectric conversion region, whereas the newly submitted claims are directed to a second semiconductor region with a transfer region and a low potential barrier region, all of which are limitations never presented in the original claims.

Since applicant has received an action on the merits for the originally presented invention, this invention has been constructively elected by original presentation for prosecution on the merits. Accordingly, claims 14-26 withdrawn from consideration as being directed to a non-elected invention. See 37 CFR 1.142(b) and MPEP § 821.03.

Response to Arguments

2. Applicant's arguments filed 8/13/07 and further amendments filed 10/19/07 after first office action have been fully considered but they are not persuasive. Examiner maintains that Hirota (US 6084273) anticipates the instant invention.

With regard to the addition of "plurality" of photoelectric conversion regions and associated supporting circuitry, Fig. 7 of Hirota shows a plurality of pixels and it is understood by one of ordinary skill in the art that each pixel is comprised of a photoelectric conversion region and the associated circuitry and that diagrams of Hirota

are understood to represent a single pixel or a few pixels within a plurality of pixels in an image pickup array.

With regard to applicant's argument that nothing in Hirota would teach of suggest a plurality of amplifying field effect transistors into which a signal charge from said photoelectric conversion regions is inputted, examiner maintains that Hirota anticipates this limitation. Fig. 9 shows a portion that represents a small area among a plurality of units shown in Fig. 7, and Fig. 9 corresponds to Fig. 10 and 12. Fig. 12 is a represents one unit of a horizontal transfer register which receives signal charge from photoelectric conversion regions. Fig. 12 shows a source follower transistor, reference number 91 which one of ordinary skill in the art recognizes is a basic field effect transistor amplifier, which receives signal charge from the photoelectric conversion regions since Fig. 12 represents a unit of the horizontal transfer register. Since Fig. 12 corresponds to one piece of the entire imaging array of Fig. 7, it is understood that what is represented in Fig. 12 is repeated for each unit and therefore there are a plurality of amplifying FETs.

With regard to applicant's argument that nothing in Hirota teaches of suggests that a nick region is formed in a part of the potential barrier region, the "nick region" of Claim 1 is not defined, and has no claimed structure or details to limit the scope of the nick region. Therefore, the "nick region" of Hirota, the space between reference number 54 and 50 in Fig. 8 is a region formed in a part of the potential barrier region and is not further limited by the claims.

With regard to the applicant's argument that nothing in Hirota teaches or suggests one of the main electrode regions of said field effect transistors is placed

adjacent, lying near or close, to said nick region, the claim only limits the source or drain region of each FET to be placed adjacent to the nick region. The FET represented in Fig. 12 corresponds to the region marked IX on Fig. 7 and the nick region of Fig. 8 corresponds to the area marked VII on Fig. 7, the two areas are adjacent, or lying near or close to each other.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Hirota (US 6,084,273).

Regarding Claim 1, Hirota teaches a photoelectric conversion device (*taught in the imaging device in Fig. 7*) comprising: a plurality of photoelectric conversion regions each having a first semiconductor region for accumulating electric charges that correspond to incident light (Fig. 7, the photodiode depicted by *Fig. 8 reference number 42 and Col 8 Lines 45-48.*); and a plurality of amplifying field effect transistor (*Fig. 12 reference number 91*) into which a signal charge from the photoelectric conversion region is inputted (*Fig. 12 is a horizontal transfer region which has signal charge from photoelectric conversion region inputted*), wherein: each first semiconductor region is

surrounded by a potential barrier region (*the photodiode pictured on the extreme left side of Fig. 8 is surrounded by a potential barrier region denoted by reference numbers 52 and 56 and into 49*) ; a nick region is formed in a part of said potential barrier region (*Fig. 8 between reference numbers 50 and 54 which acts as an overflow channel region*); and a source or drain region of each field effect transistor is placed adjacent to said nick region (*the electrode region of the FET, Fig. 10 reference number 81, lies close, or adjacent, to the nick region between the two photodiodes of reference number 86*), said source or drain region having the same conductivity type as the photoelectric conversion region (*the source or drain region has n+ conductivity as shown in Fig. 10 number 81, as does the photodiode as pictured in Fig. 8 number 50*).

Regarding Claim 2, Hirota teaches a photoelectric conversion device according to claim 1, wherein the potential barrier region includes at least a selectively oxidized film and a channel stopping layer directly below the selectively oxidized film (*Fig. 8 reference number 56 and Col 8 Line 51 describe a silicon oxide film with a channel stopping region, Fig 8 reference number 52 and Col 8 Line 55, directly below 56*).

Regarding Claim 3, Hirota teaches a photoelectric conversion device according to claim 1, wherein the potential barrier region includes at least a buried isolation region (*Fig. 8 reference number 52 and the space below it with p type conductivity*) whose conductivity type is opposite to that of the first semiconductor regions (*Fig. 8 reference number 50 with opposite, or n type, conductivity*).

Regarding Claim 4, Hirota teaches a photoelectric conversion device according to claim 1, wherein the first semiconductor regions is formed in a low impurity concentration region (*Fig. 8. reference number 49 which is p type conductivity*) that is doped with an impurity of the same conductivity type as the first semiconductor regions (*Fig. 8 reference number 53, also p type*) in a concentration lower than the impurity concentration of the first semiconductor regions (*the p well in the pn junction comprising the photodiode or photoelectric conversion region, Fig. 8 reference number 42, has a material denoted by P++, as opposed to the region it is formed in, 49, denoted by P. The material denoted by P inherently has a lower impurity concentration than the material denoted by P++*).

Regarding Claim 5, Hirota teaches a photoelectric conversion device according to claim 4, wherein a buried isolation region (*Fig. 8 reference number 52 into reference number 49, both with p type conductivity*) whose conductivity type is opposite to the conductivity type of the first semiconductor regions (*Fig. 8 reference number 50 of n type*) is formed below the field effect transistor (*49 forms below the FET because the FET is forms at the top of 49 as seen in Fig. 9 and does not extend to the bottom of 49*).

Note: Since the applicant's disclosure does not specifically define or further limit the buried isolation region, then the buried isolation region is best depicted by applicant's Fig. 1B at the dotted line region of the potential barrier in reference number 12. This

buried isolation region is the area between the channel stopper and the p well, reference number 4. This same area is found in Hirota's Fig. 8 below the channel stopping region 52, which is into 49, with identical conductivity as applicant's disclosure and is therefore the same buried isolation region as applicant discloses.

Regarding Claim 6, Hirota teaches a photoelectric conversion device according to claim 5, wherein the buried isolation region placed below the field effect transistor (Fig. 8, the area within 49 below 52) surrounds a region larger than the first semiconductor regions (49 is larger than 42), and wherein the region surrounded by the buried isolation region functions as a photosensitive region (*42, the photodiode, also depicted by the p-n junction on the extreme left of Fig. 8 is surrounded by 49 the buried isolation region, where the photodiode functions as a photosensitive region as described in Col 8 Lines 36-37*).

Regarding Claim 8, Hirota teaches a photoelectric conversion device according to claim 5, wherein the buried isolation region is placed at least a part in an area below the one main electrode region of the field effect transistor (*the buried isolation region, part of which is represented by Fig. 8 reference number 52, is not placed in an area below the main electrode of the FET because the FET as depicted in Fig. 9 reference number 81 is at the top of 49 and 52 is also on the top of 49, showing that the buried isolation region is on the same level as the FET and not below it*).

Regarding Claim 9, Hirota teaches a photoelectric conversion device according to claim 1, wherein the potential barrier region (*Fig. 8 including reference numbers 56, 52, and into 49*) includes at least a semiconductor region whose conductivity type (*52 with p type*) is opposite to the conductivity type of the first semiconductor regions (*50 with n type*), and wherein a buried region (*Fig. 8 the area of 49 just under 52 as noted above in the paragraph regarding Claim 5*) that is doped with an impurity of the same conductivity type as the semiconductor region (*both buried region and semiconductor region are p type*) in a concentration lower than the impurity concentration of the semiconductor region (*Fig. 8 number 52*) is placed in the nick region (*within Fig. 8 number 49 region*).

Note: Impurity concentration is inherently lower in regions farther from the surface. Therefore the impurity concentration of the buried region, which is deeper into the surface will be lower than the concentration of the semiconductor region, which is closer to the surface.

Regarding Claim 10, Hirota teaches a photoelectric conversion device according to claim 4, wherein the low impurity concentration region is one of a semiconductor substrate, an epitaxial layer, and a well (*Fig. 8 reference number 49 is a semiconductor substrate*).

Regarding Claim 11, Hirota teaches a photoelectric conversion device according to claim 1, wherein the one main electrode region (*Fig. 10 reference number 81*) is

connected to a fixed electric potential or a similar electric potential (*power supply voltage as described in Col 9 Lines 46-49*).

Regarding Claim 12, Hirota teaches a photoelectric conversion device according to claim 1, wherein a semiconductor region (*Fig. 8 reference number 49 of p conductivity type*) whose conductivity type is opposite to the conductivity type of the photoelectric conversion region (*Fig. 8 reference number 50 of n type*) is placed below the first semiconductor regions (*49 being below 50*).

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hirota (US 6,084,273).

Regarding Claim 13, Hirota teaches a photoelectric conversion device according to claim 1. It would be obvious to one of ordinary skill in the art at the time the invention was made to combine a standard image pick-up system with an optical system for forming an image in the photoelectric conversion device; and a signal processing circuit for processing a signal outputted from the photoelectric conversion device with the photoelectric conversion device taught by Hirota because the function

of the photoelectric conversion device is optimally utilized commercially within an image pickup system.

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure including Inoue et al. (US 6211509), Miyagawa et al. (US 6281533), Yamaguchi et al. (US 6344670), Inoue (US 6403998), and Ishiwata et al. (US 6504193).

8. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Amy Hsu whose telephone number is 571-270-3012. The examiner can normally be reached on M-F 8am-5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lin Ye can be reached on 571-272-7372. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Amy Hsu
Examiner
Art Unit 2622

ARH 1/21/08



LIN YE
SUPERVISORY PATENT EXAMINER